PCB surface treatment includes the operations that prepare or protect board surfaces during fabrication. PCB wet processing is the broader use of liquid chemicals to clean, develop, etch, strip, or deposit material. A final surface finish is the protective system applied to exposed copper pads and other specified features. These terms describe related operations, but they are not interchangeable.
For engineers, quality teams, and purchasing managers, the distinction affects what goes into a fabrication drawing and what a supplier must demonstrate. An ENIG callout identifies a finish; it does not describe hole preparation, copper plating quality, or every cleanliness requirement. This guide explains the terms that matter when reviewing process routes, comparing finishes, investigating defects, and preparing a quotation request.
Surface treatment describes a purpose; wet processing describes a processing method; final finishing identifies a particular fabrication outcome. A cleaning bath can prepare copper for a later operation, while an immersion finish protects exposed pads for subsequent use.
The same PCB may undergo several wet processes at different stages. Inner layers need circuit formation and preparation for bonding. Drilled holes need preparation and metallization. Outer layers need their own imaging and copper processing. Exposed pads then receive the specified final finish. The actual route depends on board construction and the fabricator’s qualified process.
Solder mask is another distinct material: it covers selected areas and leaves openings where connections are required. Conformal coating, when specified, generally protects an assembled board. Neither term should be used as a substitute for the pad finish.
During PCB design, keep the required finished-board properties separate from the supplier’s detailed chemical recipe. The drawing should establish measurable requirements while allowing the fabricator to propose a suitable manufacturing route.
Cleaning removes unwanted material such as handling oils and process residues. Degreasing focuses on oily contamination. Cleaner selection depends on the contaminant, substrate, and next operation; an aggressive treatment can create compatibility problems of its own.
A useful supplier question is: what verifies that this cleaning stage prepares the surface for the next step? A visually clean panel does not, by itself, establish freedom from residues or readiness for deposition.
Pickling usually refers to acid treatment that removes oxides or activates a metallic surface. Microetching deliberately removes a small, controlled amount of surface copper. The terms can overlap in shop usage, so ask what the operation actually does.
The U.S. EPA’s surface-finishing implementation guide describes cleaning followed by light copper etching in several finish sequences. That establishes the distinction between removing contamination and deliberately removing copper; it is not a universal process recipe.
Microetching also differs from circuit etching. Circuit etching removes unprotected copper to create conductor geometry. Because copper removal can affect fine features, fabrication review should connect etching allowances with the released PCB layout, including conductor widths, clearances, and pad geometry.
Desmear removes resin smear and related drilling residues from hole walls so subsequent metallization can reach the intended surfaces. It concerns the hole interface, rather than simply cleaning exposed outer-layer copper.
Etchback deliberately recesses dielectric material around exposed internal conductors. Desmear and etchback can be related, but they are different objectives. A requirement for one should not silently become a requirement for the other. Ask how the selected laminate and hole geometry are represented in process qualification and cross-section inspection.
These terms describe different operations in image transfer and circuit formation:
| Term | What the operation changes | Question for the fabrication review |
|---|---|---|
| Developing | Selectively removes soluble portions of an imaged resist or solder-mask system | Does the developed image preserve the required openings and features? |
| Circuit etching | Removes copper not protected by the applicable resist system | How are finished conductor dimensions verified? |
| Resist stripping | Removes resist after it has served its purpose | How are residual resist and damage to retained features prevented? |
| Metal stripping | Removes a designated metal layer in a process that requires it | Which metal is removed, and which surfaces must remain intact? |
For common negative-working dry-film systems, developing removes unexposed areas. Other imaging systems work differently, so the general definition should not assume one photoresist chemistry.
“Strip and reprocess” also needs clarification. Ask which layer will be removed, what material loss or surface change could follow, and what reinspection is required before approving the route. Reprocessing is an engineering disposition, not merely an administrative restart.
Electroless plating deposits metal through chemical reduction without an externally supplied plating current. Autocatalytic processes sustain deposition on a suitable catalytic surface. Activation or catalyzation establishes the surface condition needed to initiate deposition; its meaning depends on the process involved.
In a common through-hole route, electroless copper creates an initial conductive layer on prepared hole walls before electrolytic copper builds the required deposit. Alternative metallization routes exist. Therefore, “plated through-hole” describes a finished feature and does not prove that every supplier uses the same chemistry.
Electrolytic plating, or electroplating, uses an external electrical supply to deposit metal. Electrical distribution, agitation, chemistry, and feature geometry influence where material accumulates.
Current density is current per unit area. Throwing power describes a plating process’s ability to deposit into recessed or otherwise difficult areas. Neither a nominal surface copper value nor a finish measurement establishes the minimum copper thickness inside every hole.
For purchasing purposes, distinguish base copper, added plated copper, and finished conductor copper. State whether a thickness requirement concerns a surface, a hole wall, or a final pad-finish layer.
Immersion plating uses a displacement reaction: deposition of one metal is coupled to dissolution of the underlying metal. It also operates without external plating current, but its mechanism differs from autocatalytic electroless deposition.
ENIG illustrates the distinction: electroless nickel is followed by immersion gold. Some commercial gold chemistries use mixed reaction mechanisms, so a finish acronym should not be treated as a complete description of a proprietary bath.
A final finish protects exposed copper and supports its intended connection process. Finish selection should follow the application rather than a perceived hierarchy of premium materials.
| Finish | Meaning and construction | When to evaluate it | What to verify |
|---|---|---|---|
| ENIG | Electroless nickel / immersion gold | Planar solderable pads | Deposit conformity, nickel corrosion controls, and assembly compatibility |
| ENEPIG | Electroless nickel / electroless palladium / immersion gold | Applications combining soldering and qualified bonding processes | Wire material, bonding conditions, and approved layer requirements |
| OSP | Organic solderability preservative on copper | Solderable pads with a controlled assembly flow | Handling, storage, and the approved thermal exposure sequence |
| HASL or HAL | Hot air solder leveling; excess solder is removed with hot air | Assemblies whose pad geometry accommodates the resulting surface | Solder alloy, pad flatness, and fabrication thermal exposure |
| Immersion silver | Displacement-deposited silver on copper | Flat solderable surfaces | Packaging, tarnish exposure, and handling controls |
| Immersion tin | Displacement-deposited tin on copper | Soldering or qualified press-fit applications | Aging, assembly sequence, and connector-specific acceptance |
| Electroplated hard gold | A wear-oriented gold deposit, commonly over nickel | Repeatedly mated contacts such as edge fingers | Contact duty, deposit specification, and selective plating requirements |
These are qualitative selection prompts, not universal ratings. Eurocircuits’ surface-finish selection guidance explains why HASL flatness matters for fine pads and why abrasion-resistant edge contacts call for a different finish approach.
Do not equate ENIG’s immersion gold with electroplated hard gold. A surface suitable for soldering does not automatically meet a repeated mating requirement. Likewise, ENEPIG should not be assumed suitable for every wire-bonding process without qualification.
A higher finish price does not establish a better result for a particular board. The useful comparison is whether each candidate supports the required connection process, storage period, and verification plan.
Fine-pitch pads make surface consistency relevant, but finish choice cannot compensate for unsuitable pad design or inconsistent paste deposition. Review PCB stencil aperture design and printing requirements alongside pad geometry rather than attributing every soldering defect to the finish.
“OSP cannot handle multiple reflows” is too broad. Atotech’s final-finishing portfolio includes a particular OSP system advertised for more than five reflow cycles. That is a supplier-specific capability statement, not an allowance for every OSP chemistry or assembly profile.
Ask the fabricator and assembler to agree the actual exposure sequence: double-sided reflow, selective soldering, planned rework, and any intervening storage. Confirm the temperatures and handling conditions that apply to that process.
Solder joints, test-probe contacts, press-fit holes, and sliding contacts impose different demands. Review PCB components and connector requirements to identify those differences before selecting a finish for the whole board. Selective finishes may be justified when functions differ, but introduce additional processing and inspection considerations.
Compare quoted finish cost with packaging, inspection, separate production routes, inventory timing, and the consequences of requalification. The commercially useful question is which acceptable route gives predictable production, not which finish sounds most advanced.
Drag-out is process solution carried out of a bath on the workpiece or its fixtures. Carryover describes its transfer into a subsequent stage. Rinsing reduces unwanted transfer, while drainage and equipment settings influence how much solution travels with the panel.
Other useful control terms include:
These terms matter because the final layer can reflect conditions several stages upstream. In its March 2000 guide, the EPA documented an OSP installation where acid carried through an inadequate rinse lowered the downstream bath pH and contributed to a thin coating. This historical example illustrates process interaction; it does not establish present-day defect frequency.
When evaluating a supplier, ask how excursions are detected, which lots are contained, and how release decisions are documented. Buyers usually need evidence of a controlled process rather than access to the chemical supplier’s proprietary formulation.
Coverage asks whether the required area received the intended deposit. Skip plating describes missing deposition where coating was intended. Adhesion concerns attachment between layers or surfaces. Solderability concerns the ability of the surface to form an acceptable soldered connection under defined test conditions.
Different measurements answer different questions:
| Evidence | What it can help establish | What it does not establish alone |
|---|---|---|
| Visual examination | Visible coverage, staining, or surface damage | Internal interfaces or full chemical cleanliness |
| Calibrated XRF measurement | Suitable metallic finish-layer thickness at measured locations | Hole-wall copper or every condition beneath the deposit |
| Microsection examination | Local layer structure and plated-hole geometry | Conditions throughout every feature on every board |
| Specified solderability test | Soldering behavior under the agreed test conditions | Product lifetime under all operating environments |
| Selected cleanliness evaluation | Residues or contamination addressed by that method | Universal suitability across all assembly processes |
ENIG corrosion concerns also require care with terminology. “Black pad” should not become a catch-all label for a dark surface or a failed joint. Suspected interface defects need an appropriate investigation rather than a diagnosis from board color alone.
Agree the quality control scope around the actual risks: test methods, sampling, measurement locations, acceptance criteria, records, and disposition of nonconforming lots. Finish thickness and solderability are related requirements, but passing one does not automatically establish the other.
Provide a fabrication package that makes the required outcome and evidence clear. A practical RFQ should include:
The official IPC Standards Revision Table identifies separate documents for ENIG, immersion silver, immersion tin, high-temperature OSP, and ENEPIG: IPC-4552, IPC-4553, IPC-4554, IPC-4555, and IPC-4556 respectively. It also lists J-STD-003 for printed-board solderability testing. These references address different subjects; a catalog entry does not establish the acceptance limits for your order.
A PCB schematic communicates circuit intent, but pad-finish locations and fabrication acceptance details belong in the released manufacturing documentation. Keep those records consistent so purchasing does not rely on verbal clarifications.
Before releasing the order, request a coordinated PCB assembly review of the proposed finish, actual connection processes, and storage schedule. Resolve exceptions in writing and ask the supplier to identify assumptions that affect price or qualification.
No. Surface treatment includes preparation and modification operations at different fabrication stages. The final surface finish protects exposed copper features for specified uses. A finish callout does not describe the board’s complete cleaning, hole preparation, or plating route.
Microetching removes a controlled amount of surface copper to prepare it for another operation. Circuit etching removes unprotected copper to form conductors. Both remove copper, but their objectives and dimensional implications differ.
Not precisely. Autocatalytic electroless plating uses chemical reduction on a catalytic surface. Immersion plating relies on displacement involving the underlying metal. Both avoid an external plating current, but their mechanisms and process controls differ.
No. Evaluate pad geometry, connection type, thermal exposure, handling, and storage. ENIG can provide a useful planar surface, but it does not eliminate process-control requirements. A qualified OSP or HASL route may meet the application’s needs.
No. Thickness measurement establishes a particular deposit characteristic at the measured locations. Solderability depends on surface condition and the defined soldering conditions as well. Specify the appropriate evidence for each requirement rather than treating thickness as a complete acceptance test.
Use the supplier’s validated conditions for the actual finish system and packaging. Storage suitability depends on handling, environment, opened packaging, prior processing, and required solderability. Do not apply a generic shelf-life figure to every board with the same finish acronym.
Lorem ipsum dolor sit amet consectetur adipiscing elit dolor
Learn how PCB impedance coupons, TDR measurements, tolerance limits, and traceable reports support fabrication acceptance and more accurate supplier RFQs.
Compare flying probe and bed-of-nails for bare multilayer PCBs, including electrical coverage, netlist control, probe access, fixture economics, and RFQ requirements.
Learn the differences between PCB surface preparation, wet processing, and final finishes, with practical guidance on plating terminology, inspection evidence, and RFQ requirements.
